Windows 7 » Программы » HDL Works HDL Desing Entry EASE 8.3 R5 (Win/Linux)

HDL Works HDL Desing Entry EASE 8.3 R5 (Win/Linux)

Автор: voska89 » 1 сентября 2016


Features & Benefits
- Graphical design environment with automated generation of hierarchical VHDL or Verilog code
- Push-button import of legacy Verilog or VHDL designs and extraction of graphical hierarchy
- Adheres to state of the art Windows look and feel for intuitive operation
- Standards compliant (IEEE-1076-87&93 VHDL and IEEE-1364 Verilog)
- True multi-user design environment and associated version control, managed by a sophisticated design environment browser
- Integrates smoothly with the industry's most popular simulators and synthesis tools
- Platform independent database
- Integrated HDL language editor
- Hot error reporting

Project Browser
The Project Browser provides a good overview and offers easy access to the design elements. The browser offers three views: the Database View shows a tree of all elements in your project, the File View shows all HDL files in the project and their status and the Hierarchical View shows the HDL hierarchy of your project. It also provides many status details of the different objects, like verification status, 'instantiated from' info, version number and more. From the browser, all objects can be opened in their respective editor (block, state, truth table or text editor).

The Hierarchical View shows the hierarchy on the selected entity, module or configuration. It allows you to create or delete configurations. Here you can also changes the binding of an architecture to a component when having multiple architectures for an entity.

Block Diagram Editor
The block diagram editor allows you to easily decompose your system into functional blocks. It is up to you how detailed you want to make the decomposition. Each block can be implemented using one of the four available editors. Facilitating an abstraction level between block diagrams and plain HDL code, the block diagram editor allows you to graphically represent VHDL processes or Verilog always statements. They can be implemented using state diagrams, truth tables or HDL text. This approach visualizes the data flow inside a single diagram.

State Diagram Editor
The state diagram editor supports Moore, Mealy and mixed state machines. Any valid VHDL expression or Verilog statement can be used to define actions and transition conditions. Transitions can be synchronous or asynchronous; outputs can be clocked or combinatorial. The state diagram editor supports a variety of state assignment methods, including binary, gray, one-hot and two-hot. User defined assignment is also supported. The generated HDL is optimized for time and area to achieve the best possible synthesized design from leading synthesis tools.

Truth Table Editor
The truth table editor is useful for decoders and decision logic. The spreadsheet like editor in combination with a flexible and smart use of column headers allows a compact visualization of the intended behavior. A column-fill wizard is available to generate data in various encoding styles and representations.

Scriptum™ - Internal Text Editor
EASE comes complete with its own integrated HDL language editor, Scriptum. Even on extremely large files Scriptum offers exceptionally fast editing capabilities. You can avoid typing errors and dramatically improve your productivity by using keyword and header templates, identifier repeat, auto case conversion and one-touch line and column manipulation. To keep your text highly readable and well structured, you may choose syntax coloring and in- and out-commenting of selected text, as well as line numbering and indentation. Scriptum offers extensive documentation capabilities such as color coding, capitalization and indentation to make your numerous lines of code more readable. Scriptum is fully customizable to create a design environment that meets your needs. Design language, synthesis templates, keyword templates, and user interface are easily tailored to your requirements.

Integrating external HDL
External HDL files like IP, legacy code, Matlab code and FPGA generated models can be integrated in your project as external objects. EASE will create symbols and component declarations for instantiated modules. Symbols can be easily updated to the latest version of your code. Existing HDL can also be translated into block diagrams. Symbol libraries for FPGA primitives can be created on the fly from vendor VHDL or Verilog descriptions.

Verification and Linting
Before VHDL or Verilog is generated EASE verifies the design for inconsistencies and syntax errors. Linting is an additional verification effort to find potential design problems (like range mismatches in assignments of vectors, or read-only signals) and optimizes the design by identifying unused signals and definitions. Errors, warnings and notes are reported in the verification pane. The messages are hot-linked to the corresponding editor to quickly navigate to the offending code.

Many FPGA's and ASIC's are designed by a team of engineers that need to work closely together to finish the implementation correct and on time. The best way to work together on a project is by using a design environment that allows a group of designers to simultaneously work on the project without interfering with each other. EASE supports team based design using industry standard version management systems like RCS, CVS, ClearCase and Subversion. All designers in the team can check-in/check-out objects at the entity/module level. This fine grain control allows you to edit the parts that you need to work on while your colleagues can still read these parts.

3rd Party Interfacing
EASE has a user configurable third party tool flow interface. A wizard will help the user to select the appropriate tools and set the options for these tools. Extra tool buttons will be added to the GUI for easy access to the selected tools. A list of tools supported by default is provided below. Other tools or vendors are easily added through the Tcl interface.

OS : Windows 10/8/7/XP/Vista
Language : English

Home Page -
http://www.hdlworks.com/products/ease/index.html





Buy Premium From My Links To Get Resumable Support,Max Speed & Support Me





Перед тем как скачать HDL Works HDL Desing Entry EASE 8.3 R5 (Win/Linux) бесплатно, без смс, регистрации, на халяву, через торрент, рекомендуем прочитать отзывыо HDL Works HDL Desing Entry EASE 8.3 R5 (Win/Linux).

Другие новости по теме:
  • AMD Chipset Crimson Edition Drivers 16.8.3 (x86/x64)
    AMD Chipset Drivers - содержит драйверы для материнских плат, на основе наборов микросхем AMD 700 серии или более новых, драйверы для контроллеров AMD AHCI, AMD USB 3.0, AMD SMBus и других. Драйверы
  • The Complete Linux LPIC-1 Certification Course Exams 101-102 (2016)
    The Complete Linux LPIC-1 Certification Course Exams 101-102MP4 | Video: AVC 1280x720 | Audio: AAC 44KHz 2ch | Duration: 18.5 Hours | Lec: 72 | 2.38 GBGenre: eLearning | Language: EnglishGet
  • EssentialPIM Pro Network 7.11 Multilingual
    EssentialPIM Pro Network 7.11 Multilingual | 25.1 MbEssentialPIM Pro is the advanced version of Personal Information Manager. Handles all your scheduling, contacts, to do lists and notes with
  • EPLAN Fluid 2.6
    EPLAN Fluid 2.6 | 1.1 GbEPLAN Software & Service GmbH & Co., a provider software for global engineering solutions, has released 2.6 version of EPLAN Platform P8. With the new EPLAN Platform, version
  • CoolUtils Total Doc Converter 5.1.0.144 Multilingual
    CoolUtils Total Doc Converter 5.1.0.144 Multilingual | 18 MbTotal Doc Converter is a professional solution for converting documents: (Word, Doc, DocX, DocM, RTF, RVF, or TXT files) into PDF, DOCX,